Coordinatore | BARCELONA SUPERCOMPUTING CENTER - CENTRO NACIONAL DE SUPERCOMPUTACION
Organization address
address: Calle Jordi Girona 31 contact info |
Nazionalità Coordinatore | Spain [ES] |
Totale costo | 3˙235˙707 € |
EC contributo | 2˙499˙998 € |
Programma | FP7-ICT
Specific Programme "Cooperation": Information and communication technologies |
Code Call | FP7-ICT-2011-8 |
Funding Scheme | CP |
Anno di inizio | 2012 |
Periodo (anno-mese-giorno) | 2012-10-01 - 2015-09-30 |
# | ||||
---|---|---|---|---|
1 |
BARCELONA SUPERCOMPUTING CENTER - CENTRO NACIONAL DE SUPERCOMPUTACION
Organization address
address: Calle Jordi Girona 31 contact info |
ES (BARCELONA) | coordinator | 0.00 |
2 |
AOTERRA GMBH
Organization address
address: AM SCHILLERGARTEN contact info |
DE (DRESDEN) | participant | 0.00 |
3 |
INTERUNIVERSITAIR MICRO-ELECTRONICA CENTRUM VZW
Organization address
address: Kapeldreef contact info |
BE (LEUVEN) | participant | 0.00 |
4 |
TECHNISCHE UNIVERSITAET DRESDEN
Organization address
address: HELMHOLTZSTRASSE contact info |
DE (DRESDEN) | participant | 0.00 |
5 |
UNIVERSITE DE NEUCHATEL
Organization address
address: FAUBOURG DU LAC contact info |
CH (NEUCHATEL) | participant | 0.00 |
Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.
The increasing power and energy consumption of modern computing devices is perhaps the largest threat to technology minimization and associated gains in performance and productivity. On the one hand, we expect technology scaling to face the problem of 'dark silicon' (only segments of a chip can function concurrently due to power restrictions) in the near future and lead us to use devices with completely new characteristics. On the other hand, as core counts increase, the shared memory model based on cache coherence will severely limit scalability and increase energy consumption. Therefore, to overcome these problems, we need new computing paradigms that are radically more energy efficient.nThe objective of ParaDIME is to attack the power-wall problem by radical software-hardware techniques that are driven by future circuit and device characteristics on one side, and by a programming model based on message passing on the other side. In particular ParaDIME willnutilize: circuit and architecture operation below safe voltage limits for drastic energy savings, the use of specialized energy-aware computing accelerators, energy-aware runtime, approximate computing and power-aware message passing. The outcome of the project will be a processor architecture for a heterogeneous distributed system that utilizes future device characteristics for dramatic energy savings.nWherever possible, ParaDIME will adopt multidisciplinary techniques, such as hardware support for message passing, runtime energy optimization utilizing new hardware energy performance counters, use of accelerators for error recovery from sub-safe voltage operation, and approximate computing through annotated code.nFurthermore, we will establish and investigate the theoretical limits of energy savings at the device, circuit, architecture, runtime, and programming model levels of the computing stack, as well as quantify the actual energy savings achieved by the ParaDIME approach for the complete computing stack.
Monolithic InP-based Dual Polarization QPSK Integrated Receiver and Transmitter for CoHerent 100-400Gb Ethernet
Read More