NaNoC
Nanoscale Silicon-Aware Network-on-Chip Design Platform
| Coordinatore | UNIVERSITAT POLITECNICA DE VALENCIA
Organization address
address: Camino de Vera - 6G Building s/n contact info |
| Nazionalità Coordinatore | Spain [ES] |
| Totale costo | 4˙117˙601 € |
| EC contributo | 2˙925˙000 € |
| Programma | FP7-ICT
Specific Programme "Cooperation": Information and communication technologies |
| Code Call | FP7-ICT-2009-4 |
| Funding Scheme | CP |
| Anno di inizio | 2010 |
| Periodo (anno-mese-giorno) | 2010-01-01 - 2012-12-31 |
Partecipanti
| # | ||||
|---|---|---|---|---|
| 1 |
UNIVERSITAT POLITECNICA DE VALENCIA
Organization address
address: Camino de Vera - 6G Building s/n contact info |
ES (Valencia) | coordinator | 0.00 |
| 2 |
iNoCs
Organization address
address: Route de Chavannes contact info |
CH (Lausanne) | participant | 0.00 |
| 3 |
INTEL MOBILE COMMUNICATIONS GMBH
Organization address
address: AM CAMPEON contact info |
DE (NEUBIBERG) | participant | 0.00 |
| 4 |
LANTIQ Deutschland GmbH
Organization address
address: Am Campeon contact info |
DE (Neubiberg) | participant | 0.00 |
| 5 |
SIMULA RESEARCH LABORATORY AS
Organization address
address: MARTIN LINGES VEI contact info |
NO (SNAROYA) | participant | 0.00 |
| 6 |
TEKLATECH AS
Organization address
address: BORGERGADE 20 contact info |
DK (KOBENHAVN K) | participant | 0.00 |
| 7 |
UNIVERSITA DEGLI STUDI DI FERRARA
Organization address
address: SAVONAROLA contact info |
IT (FERRARA) | participant | 0.00 |
Mappa
Word cloud
Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.
Obiettivo del progetto (Objective)
The NaNoC project aims at developing an innovative design platform for future Network-on-Chip (NoC) based multi-core systems. This NaNoC design platform intends to master the design complexity of advanced microelectronic systems by enabling strict component oriented architectural design. A compositional approach to NoC design in future multi-core chips is out of the reach of current design methods and tools due to new design constraints. Requirements for co-design with high-level platform management frameworks facilitates a need for enhanced dynamism and flexibility in NoC composition (e.g., virtualization, power management, thermal management, application management). On the other hand, a higher degree of uncertainty originating from nanoscale IC fabrication technologies raises the need to build reliable systems out of unreliable components.nThe NaNoC design platform provides design methods and prototype tools to cope with both challenges and to make NoCs a mainstream interconnect backbone for effective system integration. The platform enables NoC component assembly at each layer of the design hierarchy. Therefore, design for manufacturability techniques and tools are developed to preserve yield in the presence of manufacturing defects and circuit performance/power variability.nAbove all, the NaNoC design platform fosters the tight cooperation between system research, circuit design and process development by means of a silicon-aware decision making at each layer of the design hierarchy. In this direction, NaNoC not only provides a cross-layer approach to tackle composability challenges (e.g., physical design techniques for enhanced reliability combined with architecture-level techniques for fault containment), but also defines an exchange format for interoperability between design tools for cross-layer optimization. Interoperability between developed NoC design methods/prototype tools and mainstream design toolflows will also be pursued.