DeSyRe
on-Demand System Reliability
| Coordinatore | CHALMERS TEKNISKA HOEGSKOLA AB
Organization address
address: #NOME? contact info |
| Nazionalità Coordinatore | Sweden [SE] |
| Totale costo | 3˙566˙214 € |
| EC contributo | 2˙799˙982 € |
| Programma | FP7-ICT
Specific Programme "Cooperation": Information and communication technologies |
| Code Call | FP7-ICT-2011-7 |
| Funding Scheme | CP |
| Anno di inizio | 2011 |
| Periodo (anno-mese-giorno) | 2011-10-01 - 2015-01-31 |
Partecipanti
| # | ||||
|---|---|---|---|---|
| 1 |
CHALMERS TEKNISKA HOEGSKOLA AB
Organization address
address: #NOME? contact info |
SE (GOETEBORG) | coordinator | 0.00 |
| 2 |
ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE
Organization address
address: BATIMENT CE 3316 STATION 1 contact info |
CH (LAUSANNE) | participant | 0.00 |
| 3 |
FOUNDATION FOR RESEARCH AND TECHNOLOGY HELLAS
Organization address
address: N PLASTIRA STR 100 contact info |
EL (HERAKLION) | participant | 0.00 |
| 4 |
IMPERIAL COLLEGE OF SCIENCE TECHNOLOGY AND MEDICINE
Organization address
address: Exhibition Road, South Kensington Campus contact info |
UK (LONDON) | participant | 0.00 |
| 5 |
NEURASMUS BV
Organization address
address: DR MOLEWATERPLEIN 50 KMR EE 1202A contact info |
NL (ROTTERDAM) | participant | 0.00 |
| 6 |
RECORE SYSTEMS BV
Organization address
address: CAPITOOL 5 contact info |
NL (ENSCHEDE) | participant | 0.00 |
| 7 |
UNIVERSITY OF BRISTOL
Organization address
address: TYNDALL AVENUE SENATE HOUSE contact info |
UK (BRISTOL) | participant | 0.00 |
| 8 |
YOGITECH SPA
Organization address
address: VIA LENIN 132/P contact info |
IT (SAN GIULIANO TERME) | participant | 0.00 |
Mappa
Word cloud
Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.
Obiettivo del progetto (Objective)
DeSyRe will perform research on the design of future reliable Systems-on-Chip (SoCs). These are systems that guarantee continuous and correct operation in the existence of different types of faults. It is a well known fact that various systems are extremely sensitive to faults. Typical examples are medical (i.e. implantable cardiac pacemakers) or automotive systems (i.e. vehicle stability control), in which the shortest stop in operation will cause dramatic damages. Therefore, such applications require a fault-tolerant system, which guarantees correct and reliable functioning at any time.However, as semiconductor technology scales, chips are becoming ever less reliable; prominent reasons for this phenomenon are the sheer number of transistors on a given silicon area and their shrinking device features. As a consequence, fault tolerance, e.g. provided through various redundancy schemes, has an enormously increasing power and performance cost. To make matters worse, power-density is becoming a significant limiting factor for performance and SoC design in general. In the face of such changes in the technological landscape, current solutions for fault-tolerance are expected to introduce an excessive overhead in future SoCs. Attempting to design and manufacture a totally fault-free system, would impact heavily, even prohibitively, the design, manufacturing, and testing costs, as well as the performance and power consumption of a system.DeSyRe will build new, more efficient, adaptive fault-tolerant SoCs delivering a new generation of by design, on-demand reliable systems. Compared to existing approaches, the DeSyRe objective is to reduce the power and performance overheads of fault-tolerance by 10-20%, as well as to improve yield by decreasing the number of defective chips by 10-40%.The above will be achieved through the design of fault-tolerant systems built out of unreliable components, rather than aiming at totally fault-free chips. DeSyRe systems will be on-demand adaptive to various types and densities of faults, as well as to other system constraints and application requirements. For leveraging on-demand adaptation/customization and reliability at reduced cost, a new dynamically reconfigurable substrate will be designed and combined with runtime system software support. The developed design will be demonstrated for two medical SoCs with high reliability constraints and diverse performance and power requirements.The SMEs of the project will exploit the various results of the project in their respective domains. It is expected that they will strengthen their market position and competitiveness having a multiple return on investment. The universities and research organizations will stay on the forefront of research in using the results. The project will strongly contribute in substantiating their prestige in the scientific community. The European citizens will benefit from cheaper hardware and lower power consumption of various consumer goods.