PASTRY

Phase Change Memory Advanced universal Switches through Thin alteRnating laYers

 Coordinatore MICRON SEMICONDUCTOR ITALIA SRL 

 Organization address address: VIA CAMILLO OLIVETTI 2
city: AGRATE BRIANZA
postcode: 20864

contact info
Titolo: Dr.
Nome: Seminara
Cognome: Manuela
Email: send email
Telefono: +39 039 6376669

 Nazionalità Coordinatore Italy [IT]
 Totale costo 4˙400˙621 €
 EC contributo 3˙067˙901 €
 Programma FP7-ICT
Specific Programme "Cooperation": Information and communication technologies
 Code Call FP7-ICT-2011-8
 Funding Scheme CP
 Anno di inizio 2012
 Periodo (anno-mese-giorno) 2012-10-01   -   2015-09-30

 Partecipanti

# participant  country  role  EC contrib. [€] 
1    MICRON SEMICONDUCTOR ITALIA SRL

 Organization address address: VIA CAMILLO OLIVETTI 2
city: AGRATE BRIANZA
postcode: 20864

contact info
Titolo: Dr.
Nome: Seminara
Cognome: Manuela
Email: send email
Telefono: +39 039 6376669

IT (AGRATE BRIANZA) coordinator 0.00
2    ELETTRA - SINCROTRONE TRIESTE SCPA

 Organization address address: SS 14 KM
city: BASOVIZZA TRIESTE
postcode: 34149

contact info
Titolo: Mr.
Nome: Renato
Cognome: Gioppo
Email: send email
Telefono: 390404000000

IT (BASOVIZZA TRIESTE) participant 0.00
3    FORSCHUNGSVERBUND BERLIN E.V.

 Organization address address: Rudower Chaussee
city: BERLIN
postcode: 12489

contact info
Titolo: Dr.
Nome: Friederike
Cognome: Schmidt-Tremmel
Email: send email
Telefono: +49 30 63923481
Fax: +49 30 63923333

DE (BERLIN) participant 0.00
4    RHEINISCH-WESTFAELISCHE TECHNISCHE HOCHSCHULE AACHEN

 Organization address address: Templergraben
city: AACHEN
postcode: 52062

contact info
Titolo: Prof.
Nome: Ernst
Cognome: Schmachtenberg
Email: send email
Telefono: +49 241 8090490
Fax: +49 241 8092490

DE (AACHEN) participant 0.00
5    RIJKSUNIVERSITEIT GRONINGEN

 Organization address address: Broerstraat
city: GRONINGEN
postcode: 9712CP

contact info
Titolo: Dr.
Nome: Dick
Cognome: Veldhuis
Email: send email
Telefono: +31 50 3634142
Fax: +31 50 3634500

NL (GRONINGEN) participant 0.00
6    THE CHANCELLOR, MASTERS AND SCHOLARS OF THE UNIVERSITY OF CAMBRIDGE

 Organization address address: The Old Schools, Trinity Lane
city: CAMBRIDGE
postcode: CB2 1TN

contact info
Titolo: Ms.
Nome: Renata
Cognome: Schaeffer
Email: send email
Telefono: +44 1223 761648
Fax: +44 1223 748348

UK (CAMBRIDGE) participant 0.00

Mappa


 Word cloud

Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.

pcm    node    solid    switching    physical    memory    speed    storage       flash    mechanism    dram    csl    universal    programming   

 Obiettivo del progetto (Objective)

Charge storage has been the main physical mechanism supporting all solid state mass storage memories until now, both DRAM and FLASH. However none of the two main memory types appear to fully satisfy system requirements, DRAM because of its volatility and large power dissipation, and FLASH because of its slow programming speed and large block organization. PCM technology is a promising candidate to target the 'universal memory' matching most of the properties of FLASH and DRAM. However, to realize the full potential of PCM two crucial memory characteristics have to be improved: programming current and switching speed.The new memory concept investigated in the project is based on engineered Chalcogenide SuperLattices (CSL) that should allow realizing the memory switching with a modification in the bonding nature instead of the energy expensive melting process, bringing about a significant reduction of both transition times and programming currents. Despite the convincing experimental evidence the physical mechanism is not yet understood.The project aims at exploiting the potential of CSL-PCM memory cells, starting from an atomistic understanding of switching in CSL materials through experiments and physical model development, leading to new insights for CSL engineering. Optimization of the CSL device will be achieved through the development of a test vehicle allowing the benchmark among different stacks, based on 'universal memory' electrical performance targets. A large array, realized at 2X technology node, will be fabricated and integration issues will be addressed. Scalability to the 1X node will be also evaluated to demonstrate the capability to become a real 'universal memory' also for the next generations of memory chips.At the end of the project a first 'universal memory' chip at the state of the art technology node will be available with an expected direct impact on the solid state memory market.

Altri progetti dello stesso programma (FP7-ICT)

PHASTFlex (2014)

Photonic Hybrid ASsembly Through FLEXible waveguides

Read More  

RISCOSS (2012)

Managing Risk and Costs in Open Source Software Adoption

Read More  

SSPNet (2009)

Social Signal Processing Network

Read More