UpScale

From Inherent Concurrency to Massive Parallelism through Type-based Optimizations

 Coordinatore STICHTING CENTRUM VOOR WISKUNDE EN INFORMATICA 

 Organization address address: Science Park 123
city: AMSTERDAM

contact info
Titolo: Ms.
Nome: Margriet
Cognome: Brouwer
Email: send email
Telefono: +31 20 5924253

 Nazionalità Coordinatore Netherlands [NL]
 Totale costo 2˙299˙305 €
 EC contributo 1˙757˙005 €
 Programma FP7-ICT
Specific Programme "Cooperation": Information and communication technologies
 Code Call FP7-ICT-2013-X
 Funding Scheme CP
 Anno di inizio 2014
 Periodo (anno-mese-giorno) 2014-02-01   -   2017-01-31

 Partecipanti

# participant  country  role  EC contrib. [€] 
1    STICHTING CENTRUM VOOR WISKUNDE EN INFORMATICA

 Organization address address: Science Park 123
city: AMSTERDAM

contact info
Titolo: Ms.
Nome: Margriet
Cognome: Brouwer
Email: send email
Telefono: +31 20 5924253

NL (AMSTERDAM) coordinator 0.00
2    IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE

 Organization address address: Exhibition Road, South Kensington Campus
city: LONDON

contact info
Titolo: Mr.
Nome: Shaun
Cognome: Power
Email: send email
Telefono: +44 207 594 8773
Fax: +44 207 594 8609

UK (LONDON) participant 0.00
3    UNIVERSITETET I OSLO

 Organization address address: Problemveien
city: OSLO

contact info
Titolo: Mr.
Nome: Narve Erling
Cognome: Trædal
Email: send email
Telefono: 4722852418

NO (OSLO) participant 0.00
4    UPPSALA UNIVERSITET

 Organization address address: St Olofsgatan
city: UPPSALA

contact info
Titolo: Mr.
Nome: Patrik
Cognome: Armuand
Email: send email
Telefono: +46 18 471 5701
Fax: +46 18 511925

SE (UPPSALA) participant 0.00

Mappa


 Word cloud

Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.

model    constructs    manycore    runtime    software    vision    computation    languages    breakthrough    upscale    inversion    chips    parallelism    oriented    paradigm    concurrency    benefit    deployment    object   

 Obiettivo del progetto (Objective)

In a radical paradigm shift, manufacturers are now moving from multicore chips to so-called manycore chips with up to a million independent processors on the same silicon real estate. However, software cannot benefit from the revolutionary potential power increase, unless the design and code is polluted by an unprecedented amount of low-level, fine-grained concurrency detail.Concurrency in mainstream object-oriented languages is based on multithreading. Due to the complexity of balancing work evenly across cores, the thread model is of little benefit for efficient processor use or horizontal scalability. Problems are exacerbated in languages with shared mutable state and a stable notion of identity -- the very foundations of object-orientation. The advent of manycore chips threatens to make not only the object-oriented model obsolete, but also the accumulated know-how of a generation of programmers.Our vision is to provide the means for industry to efficiently develop applications that seamlessly scale to the available parallelism of manycore chips without abandoning the object-oriented paradigm and the associated software engineering methodologies.We will realise this vision by a breakthrough in how parallelism and concurrency are integrated into programming languages, substantiated by a complete inversion of the current canonical language design: constructs facilitating concurrent computation will be default while constructs facilitating synchronised and sequential computation will be explicitly expressed. UpScale will exploit this inversion for a novel agile development methodology based on incremental type-based program annotations specifying ever-richer deployment-related information, and for innovative type-based deployment optimisations both at compile time and at runtime in the runtime system devised in UpScale for massively parallel execution.The targeted breakthrough will profoundly impact software development for the manycore chips of the future.

Altri progetti dello stesso programma (FP7-ICT)

EULER (2010)

Experimental UpdateLess Evolutive Routing

Read More  

FlexNet (2010)

NoE FlexNet - Network of Excellence for building up Knowledge for improved Systems Integration for Flexible Organic and Large Area Electronics (FOLAE) and its exploitation

Read More  

NeuroSeeker (2013)

Investigation of local and global cortical circuits with advanced neural probes for high-resolution electrophysiological monitoring and optogenetic stimulation

Read More