DIAMOND
Diagnosis, Error Modelling and Correction for Reliable Systems Design
| Coordinatore | TALLINNA TEHNIKAULIKOOL
Organization address
address: Ehitajate tee 5 contact info |
| Nazionalità Coordinatore | Estonia [EE] |
| Totale costo | 3˙863˙697 € |
| EC contributo | 2˙893˙000 € |
| Programma | FP7-ICT
Specific Programme "Cooperation": Information and communication technologies |
| Code Call | FP7-ICT-2009-4 |
| Funding Scheme | CP |
| Anno di inizio | 2010 |
| Periodo (anno-mese-giorno) | 2010-01-01 - 2012-12-31 |
Partecipanti
| # | ||||
|---|---|---|---|---|
| 1 |
TALLINNA TEHNIKAULIKOOL
Organization address
address: Ehitajate tee 5 contact info |
EE (TALLINN) | coordinator | 0.00 |
| 2 |
Nome Ente NON disponibile
Organization address
city: Tallinn contact info |
EE (Tallinn) | participant | 0.00 |
| 3 |
ERICSSON AB
Organization address
address: TORSHAMNSGATAN 23 contact info |
SE (STOCKHOLM) | participant | 0.00 |
| 4 |
IBM ISRAEL - SCIENCE AND TECHNOLOGY LTD
Organization address
address: 94 DERECH EM-HAMOSHAVOT contact info |
IL (PETACH TIKVA) | participant | 0.00 |
| 5 |
LINKOPINGS UNIVERSITET
Organization address
address: CAMPUS VALLA contact info |
SE (LINKOPING) | participant | 0.00 |
| 6 |
TECHNISCHE UNIVERSITAET GRAZ
Organization address
address: RECHBAUERSTRASSE contact info |
AT (GRAZ) | participant | 0.00 |
| 7 |
TRANSEDA SYSTEMS LTD
Organization address
address: Swallowfield House, Bath Road, Froxfield contact info |
UK (Marlborough) | participant | 0.00 |
| 8 |
UNIVERSITAET BREMEN
Organization address
address: Bibliothekstrasse contact info |
DE (BREMEN) | participant | 0.00 |
Mappa
Word cloud
Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.
Obiettivo del progetto (Objective)
Increasing design costs are the main challenge facing the semiconductor community. Assuring the correctness of the design contributes to the major part of the problem. However, while diagnosis and correction of errors are more time-consuming compared to error detection, they have received far less attention, both, in terms of research works and industrial tools introduced.nAnother, orthogonal threat to the development is the rapidly growing rate of soft-errors in the emerging nanometer technologies. According to roadmaps, soft-errors in sequential logic are becoming a more severe issue than in memories. However, the design community is not ready for this challenge because existing soft-error escape identification methods for sequential logic are inadequate.nnThe DIAMOND project addresses the above-mentioned challenges. The aim of DIAMOND is improving the productivity and reliability of semiconductor and electronic system design in Europe by providing a systematic methodology and an integrated environment for the diagnosis and correction of errors. DIAMOND will develop:nn- A unified, holistic diagnostic model for design and soft errors;n- Automated localisation and correction techniques based on the unified model, both pre-silicon and post-silicon;n- Implementation of a reasoning framework for localisation and correction, encompassing word-level techniques, formal, semi-formal, and dynamic techniques;n- Integration of automated correction with the diagnosis methods.nDIAMOND reaches beyond the state-of-the-art by proposing an integrated approach to localisation and correction of specification, implementation, and soft errors. In addition, it considers faults on all abstraction levels, from specification through implementation down to the silicon layout. Handling this full chain of levels allows DIAMOND take advantage of hierarchical diagnosis and correction capabilities incorporating a wide range of error sources.