Coordinatore | ETHNIKO KENTRO EREVNAS KAI TECHNOLOGIKIS ANAPTYXIS
Organization address
address: CERTH/IRETETH TECHNOLOGY PARK OF THESSALY,1ST INDUSTRIAL REG contact info |
Nazionalità Coordinatore | Greece [EL] |
Totale costo | 2˙479˙567 € |
EC contributo | 1˙890˙775 € |
Programma | FP7-ICT
Specific Programme "Cooperation": Information and communication technologies |
Code Call | FP7-ICT-2013-C |
Funding Scheme | CP |
Anno di inizio | 2013 |
Periodo (anno-mese-giorno) | 2013-06-01 - 2016-05-31 |
# | ||||
---|---|---|---|---|
1 |
ETHNIKO KENTRO EREVNAS KAI TECHNOLOGIKIS ANAPTYXIS
Organization address
address: CERTH/IRETETH TECHNOLOGY PARK OF THESSALY,1ST INDUSTRIAL REG contact info |
EL (VOLOS) | coordinator | 0.00 |
2 |
ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE
Organization address
address: BATIMENT CE 3316 STATION 1 contact info |
CH (LAUSANNE) | participant | 0.00 |
3 |
INSTITUT NATIONAL DE RECHERCHE EN INFORMATIQUE ET EN AUTOMATIQUE
Organization address
address: Domaine de Voluceau, Rocquencourt contact info |
FR (LE CHESNAY Cedex) | participant | 0.00 |
4 |
INTERUNIVERSITAIR MICRO-ELECTRONICA CENTRUM VZW
Organization address
address: Kapeldreef contact info |
BE (LEUVEN) | participant | 0.00 |
5 |
RHEINISCH-WESTFAELISCHE TECHNISCHE HOCHSCHULE AACHEN
Organization address
address: Templergraben contact info |
DE (AACHEN) | participant | 0.00 |
6 |
THE QUEEN'S UNIVERSITY OF BELFAST
Organization address
address: UNIVERSITY ROAD LANYON BUILDING contact info |
UK (BELFAST) | participant | 0.00 |
Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.
Manufacturing process variability at low geometries and power dissipation are the most challenging problems in the design of future computing systems. Currently manufacturers go to great lengths to guarantee fault-free operation of their products by introducing redundancy in voltage margins, conservative layout rules, and extra protection circuitry. However, such design redundancy may result into energy overheads. Energy overheads cannot be alleviated by lowering supply voltage below a nominal value without hardware components experiencing faulty operation due to timing errors. On the other hand, many modern workloads, such as multimedia, machine learning, visualization, etc. are designed to tolerate a degree of imprecision in computations and data.nSCoRPiO seeks to exploit this observation and to relax reliability requirements for the hardware layer by allowing a controlled degree of imprecision to be introduced to computations and data. It proposes to introduce methodologies that allow the system- and application-software layers to synergistically characterize the significance of various parts of the program for the quality of the end result, and their tolerance to faults. Based on this information, extracted automatically or semi-automatically, the system software will steer computations and data to either low-power, yet unreliable or higher-power and reliable functional and storage units. In addition, the system will be able to aggressively reduce its power footprint by opportunistically powering hardware modules below nominal values.nSignificance-based computing lays the foundations for not only approaching the theoretical limits of energy reduction of CMOS technology, but moving beyond those limits by accepting hardware faults in a controlled manner. Significance-based computing promises to be a preferred alternative to dark silicon, which requires that large portions of a chip be powered-off in every cycle to avoid excessive power dissipation.