GALAXY
GALS InterfAce for CompleX Digital SYstem Integration
| Coordinatore | IHP GMBH - INNOVATIONS FOR HIGH PERFORMANCE MICROELECTRONICS/LEIBNIZ-INSTITUT FUER INNOVATIVE MIKROELEKTRONIK
Organization address
address: IM TECHNOLOGIEPARK contact info |
| Nazionalità Coordinatore | Germany [DE] |
| Totale costo | 4˙079˙489 € |
| EC contributo | 2˙900˙000 € |
| Programma | FP7-ICT
Specific Programme "Cooperation": Information and communication technologies |
| Code Call | FP7-ICT-2007-1 |
| Funding Scheme | CP |
| Anno di inizio | 2007 |
| Periodo (anno-mese-giorno) | 2007-12-01 - 2010-11-30 |
Partecipanti
| # | ||||
|---|---|---|---|---|
| 1 |
IHP GMBH - INNOVATIONS FOR HIGH PERFORMANCE MICROELECTRONICS/LEIBNIZ-INSTITUT FUER INNOVATIVE MIKROELEKTRONIK
Organization address
address: IM TECHNOLOGIEPARK contact info |
DE (FRANKFURT (ODER)) | coordinator | 0.00 |
| 2 |
ALMA MATER STUDIORUM-UNIVERSITA DI BOLOGNA
Organization address
address: VIA ZAMBONI 33 contact info |
IT (BOLOGNA) | participant | 0.00 |
| 3 |
ECOLE POLYTECHNIQUE FEDERALE DE LAUSANNE
Organization address
address: BATIMENT CE - 3316 - STATION 1 contact info |
CH (LAUSANNE) | participant | 0.00 |
| 4 |
INFINEON TECHNOLOGIES AG
Organization address
address: AM CAMPEON 1-12 contact info |
DE (NEUBIBERG) | participant | 0.00 |
| 5 |
SILISTIX UK LIMITED
Organization address
address: ARMSTRONG HOUSE, MANCHESTER TECHNOLOGY CENTRE, OXFORD ROAD contact info |
UK (MANCHESTER) | participant | 0.00 |
| 6 |
THE UNIVERSITY OF MANCHESTER
Organization address
address: OXFORD ROAD contact info |
UK (MANCHESTER) | participant | 0.00 |
Mappa
Word cloud
Esplora la "nuvola delle parole (Word Cloud) per avere un'idea di massima del progetto.
Obiettivo del progetto (Objective)
This project builds on a technology approach in which the EU currently has world leadership, thanks to previous pan-European funding, and in which the participants are recognised centres of excellence. We propose to provide an integrated GALS (Globally Asynchronous, Locally Synchronous) design flow, together with novel Network-on-Chip capabilities, that will materially aid embedded system design for a significant class of problems. We aim to remove existing barriers to the adoption of the technology by providing an interoperability framework between the existing open and commercial CAD tools that will support development of heterogeneous systems at the different levels of abstraction. The project will evaluate the ability of the GALS approach to solve system integration issues and, by implementing a complex wireless communication system on an advanced 45nm CMOS process, explore the low EMI properties, inherent low-power features and robustness to process variability problems in nanoscale geometries.